Abstract-A 64-kb SRAM circuit with a single bit line (BL) for reading and with two BLs for writing was designed. Single-BL reading is achieved by using a left access transistor and a left shared reading port. We designed the cell layout and confirmed that there is no area penalty for producing two word lines in a memory cell. An analysis of butterfly plots clearly confirms that the single-BL SRAM has the larger static noise margin than the two-BL one. It is confirmed that the static noise margin in the single-BL SRAM is further increased when the BL is precharged to not VDD but to the lower value in the range of VDD/2 to 3VDD/4. In addition, a new sense amplifier circuit without reference voltage is proposed for single-BL reading. We also propose a divided word line architecture for writing to maintain the static noise margin for unwritten blocks.
INTRODUCTION
With the recent rapid increase in data traffic, the power consumption of routers in network systems has become a serious issue. Of the total power consumption of routers, that of SRAM accounts for almost 50 %. Therefore, nanoscale SRAM is necessary for low-energy operation [1] [2] [3] . However, in nanoscale SRAM, a large variation of threshold voltage VT occurs.
To solve the VT variation problem in SRAM, we have proposed adiabatic SRAM that changes the memory-cell power line or memory-cell ground line (MCGL) gradually during writing [4, 5] . However, there has been no detailed discussion of static noise margin (SNM) during reading between two bit lines (BLs) and a single BL as a function of the precharged BL voltage. Therefore, in this work, we studied the SNM of SRAM with two BLs and a single BL.
We found that the single-BL SRAM has a larger SNM than the two-BL SRAM and that the BL precharge voltage should not be VDD but the lower value in the range of VDDI2 to 3VDD/4. This single-lowered-BL SRAM is discussed in detail.
We also propose a sense amplifier (SA) that does not need medium reference voltage between the low BL level and the high one. Regarding the architecture during writing in the lowering BL state, a word divided architecture is proposed to maintain the SNM for unwritten blocks.
II. SRAM CIRCUIT STRUCTURE
The SRAM circuit in one block is shown in Fig. l(a) , which is based on the previous circuit [5] . "@l '" reading ports are activated by the writing port switch signal (WPSW) and the reading port switch signal (IRPSW) , respectively. The MCGL is shared in 16 words (rowO rowI5). The difference from the circuit in [5] is that only the read word line (RWL) goes high during reading, while the RWL and the write word line (WWL) go high during writing.
The GBL and BL are set to the precharged voltage (VPC) using a precharged circuit. The SRAM circuit layout using the 0.18-llm process rule is shown in Fig. l(b) . The cell circuit is shown in Fig. I(c the GBL and can decrease the BL capacitance. Therefore, we can decrease the current flow into the cell so that electromigration can be reduced.
III. SNM SIMULATION RESULTS
In the single-BL SRAM, we confirm that the SNM is larger than that of the two-BL SRAM. We discuss this point in detail. The SNM of SRAM was simulated using SPICE.
We is inverted due to the decreased BL voltage.
Next, we consider the low-VI condition. In this situation, when the BL voltage is 1 V, the stable point is Vl=0.2 V and V2= 1 Va s in Fig. 6(a) . In Fig. 6(a In the following discussion, we assume that the precharged voltage is 3VDD/4. This is because 3VDD/4 can be comparatively easily generated using a tank capacitor circuit without energy dissipation [5] . In this case, VRP in Fig. l(a) is set to be VDD.
IV. SENSE AMPLIFIER
As only the single BL changes in the proposed SRAM in reading operation, a conventional differential sense amplifier (SA) is not applicable. For the single BL, reference voltage Vref is usually used, and it is input as one bit line in the differential SA. We propose a new SA without Vref, as shown in Fig. 7 (a) . The SA is based on three cascaded transistors [6] for a future implementation on advanced process technology .
���=S� : �� � � = " l " E' � "' � " ; "a � = " ' = "* '� ' : �� ; a � = "= "* "�"= "= " = "� � = "= " EE " units. In reading, only the RWL is activated for two MC arrays. In writing, the RWL is activated for the two MC arrays and the WWL is activated for only a written block in order to avoid the SNM degradation on an unwritten block. If both the RWL and WWL are activated, the SRAM becomes the normal two-BL SRAM so that the WWL should not be activated for an unwritten block. The WWL is controlled by the write The 32-kbit MC array in Fig. 9 has 64 blocks (1024 words) and one word has 32 bits. Fig. 10 shows the designed SRAM block structure, which has two 32-kbit MC arrays.
Addresses are 11 bits: X addresses are nine bits and Y addresses are two bits. To control the MCGL voltage, the MCGL switch block is set for each MC array.
The SRAM is designed in O.l8-!lm process technology.
The whole layout including the peripheral circuits is shown in Fig. lO(b) . The core size is 1741 !lm x 827 !lm.
VI. CONCLUSION
In summary, we designed a new 64-kb SRAM with shared writing and reading ports. Single-BL reading is achieved by using a left access transistor and a left shared reading port. The single-BL SRAM has a larger static noise margin than the two-BL one, and the margin can be increased further when the BL is precharged to not VDD but to a value in the range of VDD12 to 3VDD/4. In addition, a new sense amplifier circuit with no reference voltage is proposed. Also proposed is a word divided writing architecture to maintain the SNM for unwritten blocks.
